



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
08/801,812	02/14/1997	JOHN H. GIVENS	11675.106	6774
24247	7590	10/18/2007		
TRASK BRITT P.O. BOX 2550 SALT LAKE CITY, UT 84110			EXAMINER MALDONADO, JULIO J	
			ART UNIT 2823	PAPER NUMBER
			NOTIFICATION DATE 10/18/2007	DELIVERY MODE ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

USPTOMail@traskbritt.com

Office Action Summary	Application No.	Applicant(s)	
	08/801,812	GIVENS, JOHN H.	
	Examiner	Art Unit	
	Julio J. Maldonado	2823	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 25 September 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-6,9-15 and 64 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-6, 9-15 and 64 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. The rejection as set forth in the office action mailed 07/26/2007 is withdrawn in further review of the claims and the prior art of record.
2. Claims 1-6, 9-15 and 64 are pending in the application.

Claim Rejections - 35 USC § 112

3. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

4. Claim 1 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. Claim 1 recites, "...forming an electrically conductive layer on the seed layer over the top surface of the dielectric material and substantially within the recess such that voids are present within the recess...". Although there is support for the conductive layer covering the seed layer (Instant page 10, lines 7 – 14), there is no support in the submitted disclosure to the conductive layer substantially within the recess.

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

Art Unit: 2823

invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claims 1-6, 9-14 and 64 are rejected under 35 U.S.C. 103(a) as being unpatentable over DeSilva (U.S. 5,926,736) in view of Fiordalice et al. (U.S. 5,420,072, hereinafter Fiordalice).

In reference to claims 1-6, 9-13 and 64, DeSilva (Figs.1-5) teaches a method of forming an interconnect structure including the steps of forming a recess (106, 112) within a dielectric material (102) situated on a substrate (100), the recess (106, 112) extending below a top surface of the dielectric material (102); forming a diffusion barrier layer (116) substantially conformally on the top surface of the dielectric material (102) and over an interior surface of the recess (106, 112); forming an electrically conductive layer (118) on the barrier layer (116) over the top surface of the dielectric material (102) and substantially within the recess (106, 112) such that voids (120, 122) are present within the recess; forming an energy absorbing layer (124) on the electrically conductive layer (118), the energy absorbing layer (124); and utilizing a furnace to apply energy to the energy absorbing layer (124) sufficient to cause the electrically conductive layer (118) to fill the voids (120, 122) within the recess (120, 122) (DeSilva, column 2, line 30 – column 5, line 30).

Furthermore, DeSilva teaches wherein the barrier layer is made of titanium (DeSilva, column 2, lines 54 – 63), the conductive material is made of aluminum (Desilva, column 2, lines 66 – 67) and wherein the energy absorbing layer is made of titanium nitride (DeSilva, column 3, lines 5 – 10).

DeSilva fails to disclose wherein said substrate is a semiconductor substrate; forming a seed layer on the diffusion barrier layer over the top surface of the dielectric material and within the recess, the diffusion barrier layer comprising a material having a melting point greater than or equal to that of a material comprising the seed layer, wherein the material comprising the seed layer consists of aluminum, titanium nitride, titanium, or titanium aluminide, wherein the seed layer and the barrier layer are formed by a chemical vapor deposition process; prior to forming a seed layer on the diffusion barrier layer, heating the diffusion barrier layer in an environment substantially containing a nitrogen gas; and removing portions of the energy absorbing layer and the electrically conductive layer that are situated above the top surface of the dielectric material.

However, Fiordalice (Figs.1-8) teaches a method to form an interconnect structure including the steps of forming a recess (16) within a dielectric material (14) situated on a semiconductor substrate (12), the recess extending below a top surface of the dielectric material (14); forming a diffusion barrier layer (24) on the top surface of the dielectric material (14) and over an interior surface of the recess (16), wherein said barrier layer (22) is made of titanium nitride by a chemical vapor deposition process; forming a seed layer (24) on the diffusion barrier layer (22) over the top surface of the dielectric material (14) and within the recess (16), wherein the material comprising the seed layer (24) is made of titanium nitride by a chemical vapor deposition process and wherein prior to forming a seed layer (24) on the diffusion barrier layer (22), heating the diffusion barrier layer in an environment substantially containing a nitrogen gas; forming

Art Unit: 2823

an electrically conductive layer (26) made of aluminum on the seed layer (24) over the top surface of the dielectric material (14) and within the recess (16); and removing portions of the electrically conductive layer (26) that are situated above the top surface of the dielectric material (14) by a chemical mechanical polishing process (Fiordalice, column 2, line 21 – column 5, line 34).

It would have been within the scope of one of ordinary skill in the art to combine the teachings of DeSilva and Fiordalice to enable providing a semiconductor substrate in DeSilva according to the teachings of Fiordalice because one of ordinary skill in the art would have been motivated to look to analogous art teaching alternative suitable or useful methods of providing the disclosed substrate in DeSilva and art recognized suitability for an intended purpose has been recognized to be motivation to combine. MPEP 2144.07.

It would also have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of DeSilva and Fiordalice to enable forming a barrier layer and a seed layer in DeSilva according to the teachings of Fiordalice because this would result in improved electromigration resistance (Fiordalice, column 1, lines 45 – 52) and improved deposition of further conductive layer over said seed layer (Fiordalice, column 4, lines 24 – 29).

Also, it would have been within the scope of one of ordinary skill in the art to combine the teachings of DeSilva and Fiordalice to enable removing overlying layers above the dielectric layer of DeSilva according to the teachings of Fiordalice because one of ordinary skill in the art would have been motivated to look to analogous art

Art Unit: 2823

teaching alternative suitable or useful methods of removing overlying layers above said dielectric layer in DeSilva and art recognized suitability for an intended purpose has been recognized to be motivation to combine. MPEP 2144.07.

In reference to claim 14, the combined teachings of DeSilva and Fiordalice substantially teach all aspects of the invention but fail to expressly disclose wherein the recess has an aspect ratio greater than about four to one. However, one of ordinary skill in the art would have been led to the recited dimensions through routine experimentation and optimization to obtain a desired contact opening. Applicant has not disclosed that the dimensions are for a particular unobvious purpose, produce an unexpected result, or are otherwise critical, and it appears prima facie that the process would possess utility using another dimension. Indeed, it has been held that mere dimensional limitations are prima facie obvious absent a disclosure that the limitations are for a particular unobvious purpose, produce an unexpected result, or are otherwise critical. See, for example, *In re Rose*, 220 F.2d 459, 105 USPQ 237 (CCPA 1955); *In re Rinehart*, 531 F.2d 1048, 189 USPQ 143 (CCPA 1976); *Gardner v. TEC Systems, Inc.*, 725 F.2d 1338, 220 USPQ 777 (Fed. Cir. 1984), cert. denied, 469 U.S. 830, 225 USPQ 232 (1984); *In re Dailey*, 357 F.2d 669, 149 USPQ 47 (CCPA 1966). See also MPEP 2144.04(IV)(B).

7. Claim 15 is rejected under 35 U.S.C. 103(a) as being unpatentable over DeSilva ('736) in view of Fiordalice ('072) as applied to claims 1-6, 9-14 and 64 above, and further in view of Yim (U.S. 5,869,395).

The combined teachings of DeSilva and Fiordalice substantially teach all aspects of the invention but fails to disclose wherein the recess comprises a contact hole situated below a trench, wherein said semiconductor substrate has a lower substrate and terminates at an opposite end thereof at said trench, and wherein said trench extends from said opposite end of said contact hole to a top surface of said dielectric material and parallel to the plane of the lower substrate.

However, Yim (Figs.2A-2K) in a related method to form an interconnect structure teaches the steps of depositing titanium nitride by a chemical vapor deposition process; using chemical-mechanical polishing to remove portions overlaying a damascene trench formed on a dielectric layer (210); providing a recess comprising a contact hole (260) situated below a trench (240); providing a semiconductor substrate (200) having a lower substrate (202) and terminating at an opposite end thereof at said trench (240), wherein said trench (240) extends from said opposite end of said contact hole (260) to a top surface of said dielectric material (210), and parallel to the plane of the lower substrate (202) (Yim, column 4, line 26 – column 7, line 31).

It would have been within the scope of one of ordinary skill in the art to combine the teachings of DeSilva and Fiordalice with Yim to enable forming the interconnect structure of the combination of DeSilva and Fiordalice according to the teachings of Yim because one of ordinary skill in the art would have been motivated to look to analogous art teaching alternative suitable or useful methods of forming the disclosed interconnect structure the combination of DeSilva and Fiordalice and art recognized suitability for an intended purpose has been recognized to be motivation to combine. MPEP 2144.07.

Art Unit: 2823

Response to Arguments

8. Applicant's arguments with respect to claims 1-6, 9-15 and 64 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

9. Applicants are encouraged, where appropriate, to check Patent Application Information Retrieval (PAIR) (<http://portal.uspto.gov/external/portal/pair>) which provides applicants direct secure access to their own patent application status information, as well as to general patent information publicly available.

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to examiner Julio J. Maldonado whose telephone number is (571) 272-1864. The examiner can normally be reached on Monday through Friday.

11. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith, can be reached on (571) 272-1907. The fax number for this group is 571-273-8300. Updates can be found at <http://www.uspto.gov/web/info/2800.htm>.

/George Fourson/
George Fourson, AU 2823

Julio J. Maldonado
October 4, 2007